ABSTRACT A modeling approach for the charge-voltage characteristics of multigate metal-oxidesemiconductor field-effect transistors with complicated cross sections is proposed. Using solutions of linear equations, the substrate region is partitioned into several 1-D MOS structures and the coupling capacitances between these structures are evaluated. It is numerically demonstrated that the set of 1-D MOS structures together with the coupling capacitances yields excellent agreement in the charge-voltage characteristics in all operational regimes. Moreover, further simplification allows us to model the charge-voltage characteristics accurately with only two MOS structures.
I. INTRODUCTION

Multigate
Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) such as FinFETs [1] - [3] and nanowire FETs [4] , [5] have been widely adopted in the semiconductor industry in recent years. In contrast to the traditional planar MOSFET, multigate MOSFETs have complicated cross sections to increase the gate controllability on the charge density.
The charge density at a given gate voltage plays a central role in the compact modeling of MOSFETs. However, due to the complicated cross sections of multigate MOSFETs, analyzing their charge-voltage characteristics is highly nontrivial. In spite of this difficulty, a high quality compact model for the multigate MOSFET should be able to predict the impacts of variations of the cross section on the device performance without introducing additional fitting parameters.
Different modeling approaches for the charge-voltage characteristics of multigate MOSFETs can be found in the literature. In one approach [6] - [10] , each representative cross section such as double-gate (DG), triple-gate (TG), or gate-all-around (GAA) is individually modeled. In [11] , various multigate MOSFETs are modeled as a linear combination of DG and rectangular GAA MOSFETs. The weighting factors are extracted from the device simulation results.
In recent years, there have also been considerable efforts to model multigate MOSFETs by using the concept of the equivalent DG MOSFET [12] - [14] . With this approach, a multigate MOSFET with a complicated cross section can be mapped onto a DG MOSFET with an equivalent thickness of the semiconductor region. The substrate area of the cross section and the perimeter of the semiconductor-insulator interface under the gate terminal are preserved during the mapping. The validity of this mapping is supported by a strong resemblance between the Poisson equations obtained from different multigate MOSFET structures [12] , [13] . Since this approach can be applied to an arbitrary cross section, it is very attractive for modeling realistic multigate MOSFETs [14] .
Although excellent agreement between the original structure and the mapped DG MOSFET has been demonstrated for many examples, this approach cannot treat the corner effects in heavily-doped substrates [13] . Also, a derivation procedure of the mapping has not been developed. A lack of related mapping functions makes it difficult to analyze and improve this approach further. It is hence desirable to develop a modeling approach that extends the equivalent DG approach.
In this work, in order to calculate the charge-voltage characteristics, the substrate region is partitioned into a set of one-dimensional (1D) MOS structures and the coupling capacitances between them are evaluated. The equivalent DG MOSFET in the previous works [12] - [14] can be readily obtained by applying an averaging procedure to our approach. Our aim is not to present an analytic solution, but rather to provide a unified approach to model the charge-voltage characteristics of multigate MOSFETs.
The organization of the paper is as follows. In Section II, the specific problem considered in this work is presented. Also the motivation of introducing the partitioning scheme is explained. In Section III, the substrate partitioning scheme is derived. In Section IV, the proposed partitioning scheme is applied to the compact charge modeling of multigate MOSFETs. Numerical results are shown in Section V. In particular, the corner effects in a heavily-doped substrate are investigated. Finally the conclusion is made in Section VI.
II. MOTIVATION AND PROBLEM SPECIFICATION
As much as the compact modeling of MOSFETs is concerned, development of a physically-sound "core model" is the fundamental modeling step. The core model is obtained by using the long-channel approximation without considering advanced physical effects. The terminal currents are expressed as functions of applied bias voltages. In order to derive the terminal current formulas, the Pao-Sah integral [15] is employed. Since the Pao-Sah integral is common to all core models, accuracy of the core model is determined by the charge model, which describes the chargevoltage characteristics. In order to improve the modeling accuracy for the multigate MOSFETs, we concentrate on the charge-voltage characteristics in this work.
Proposal of an improved compact charge model and seamless extraction of appropriate parameters, directly from a given cross section, are our goal. In order to achieve this goal, numerical solutions of some equations, which are much simpler than the nonlinear Poisson equation, are exploited. It is expected that the compact charge modeling of an arbitrary cross section can be largely automated by using the unified approach shown in this work.
Note that the quantum effects (such as the quantum confinement and the Fermi-Dirac statistics), which are significant for nanoscale MOSFETs, are neglected in this work. In compact modeling, the quantum effects can be neglected in the core model. Instead, they are treated as additional physical effects. Following the conventional modeling approach, we adopt the Maxwell-Boltzmann statistics. The effort to consider the quantum effects will be presented elsewhere.
According to the above discussions, our problem is reduced to calculation of the charge density as a function of the gate voltage for a thin slab of the multigate MOSFET, as shown in Fig. 1 . The thin slab is obtained by slicing the multigate MOSFET structure perpendicularly to the channel direction (the z-direction in Fig. 1) . Thickness of the thin slab is denoted as z, which is used as a normalization constant. Also r is the position vector in the slab. It is assumed that all the physical quantities are homogeneous along the channel direction within the slab. Therefore, the slab can be simply regarded as the two-dimensional (2D) cross section elongated along the channel direction. Note that the 2D cross section can have a complicated shape.
The electrostatic potential and the charge density are obtained by solving the Poisson equation. The Poisson equation in the substrate region is given by
where D is the displacement vector, is the permittivity of the substrate material, φ is the electrostatic potential, and ρ is the net local charge density. It is assumed that the permittivity is constant in the substrate region. Also q is the absolute elementary charge, n is the electron volume density, p is the hole volume density, and N + is the net ionized doping density. When the quasi-Fermi levels are given, n and p can be written as nonlinear functions of φ. In the conventional planar MOSFET shown in Fig. 1(a) , due to the translational symmetry along the width direction (the x-direction), the electric field has a nonzero component only for the vertical direction (the y-direction). It greatly simplifies the analysis of the MOSFET, because 1D analysis can be performed. However, in the multigate MOSFET shown in Fig. 1(b), 1D analysis cannot be performed due to the complicated cross section.
It is noted that the major difficulty in the 2D analysis originates from the fact that the substrate charges are usually shared by different parts of the multigate MOSFET. Since we cannot precisely determine the impact of the charge sharing effect, solutions for the entire 2D cross section are required. The key idea of this work is to provide a quantity estimating the influence of a small portion of the semiconductor-insulator interface on a point in the substrate region. A window function is used for describing the small portion of the interface. Once after such a quantity is calculated, the 2D cross section can be decomposed into a set of several subregions, because the charge sharing effect can be considered with that quantity. Inspired by similarity of the governing equations, each subregion is interpreted as a 1D MOS structure, which can be easily analyzed. Moreover, the 150 VOLUME 5, NO. 3, MAY 2017 interactions between subregions can be also modeled appropriately. In Section III, our proposed scheme (the substrate partitioning scheme) is explained in some detail.
III. SUBSTRATE PARTITIONING SCHEME
In the substrate partitioning scheme, the peripheral coordinate, p, is introduced along the semiconductorinsulator interface, as shown in Fig. 2 (a). It is assumed that a set of N points in the p coordinate,
, is defined to discretize the p coordinate. The control length of the point p i is denoted as i . Therefore, the sum of control lengthes,
, is equal to the perimeter of the semiconductor-insulator interface.
Moreover, we define test functions, ψ's, which are solutions of the Laplace equation defined on the substrate region,
The Dirichlet boundary condition is applied to the semiconductor-insulator interface and the boundary value determines the test function. A test function, ψ i (r), is obtained by solving the Laplace equation with a boundary function defined on the semiconductor-insulator interface, ψ b i (p), shown in Fig. 2 (b). The superscript b is used to show explicitly that the quantity is defined only on the boundary. At the discretized points, 
This is the sum rule for ψ b i (p). The superposition principle states that a sum of solutions to a linear partial differential equation is again a solution to that equation. The appropriate boundary condition for the summed solution is given by a sum of boundary conditions. With help of the superposition principle and the above sum rule, the total sum of test functions is a solution of the Laplace equation with the boundary values of unity everywhere. Since the solution of the Laplace equation with such a boundary condition is unity, the total sum of test functions is unity everywhere in the substrate region,
This is the sum rule for ψ i (r). Therefore, the test function, ψ i (r), shows the influence of the boundary point p i on the point, r, through the Laplacian operator. When ψ i (r) is close to unity, the most influential boundary point for r is p i . On the other hand, when the test function is zero, a perturbation at the boundary point of p i introduces no change at r. Fig. 3 shows the test functions for a square GAA, whose width and height are 10 nm. The test functions are calculated as numerical solutions of the Laplace equation with appropriate boundary conditions. A uniform 2D grid, whose spacing is 1 nm, is introduced to discretize the cross section. For a boundary point at the middle of the top edge (which is located far from the corner), the test function exhibits smooth change as shown in Fig. 3(a) . Just beneath the semiconductor-insulator interface, the test function is close to unity. Deeper into the center of the GAA, the test function is decreased. It means that the part near the center of the GAA is shared by many subregions. However, for a boundary point at the corner, the test function decreases rapidly as shown in Fig. 3(b) .
In order to divide the substrate region into several subregions, ψ b i 's are used as window functions. The resultant subregion using ψ b i is denoted as the i-th subregion. Since several test functions may have non-vanishing values for a given point, subregions are generally overlapped. Multiplying the test function to the Poisson equation, (1), and integrating the resultant equation, the following relation is obtained:
Throughout this work, dr means the volume integral over the semiconductor region in the slab. Using (2), it is readily shown that
Combining above results and invoking the Green theorem, the Poisson equation for the i-th subregion is given by
VOLUME 5, NO. 3, MAY 2017 151 where the relation of D = − ∇φ is employed and the surface integrals are performed over the boundary surface of the substrate region. The first term in the left hand side (LHS) is an integral of a product between ψ i and the displacement vector over the boundary surface. Since it is the surface integral, only the boundary value of ψ i is required, which is denoted as ψ b i . Therefore, the first term represents the in-coming displacement vector through the interface with a window function ψ b i (p). Of course, the displacement vector through the substrate region is not considered in the first term. It is taken into account by the second term. Sum of two terms in the LHS is balanced by the term in the right hand side (RHS). The RHS is determined by the net charge integrated over the substrate region with a weighting factor of ψ i (r).
In the substrate partitioning scheme, the substrate region is divided into several subregions. Each subregion is interpreted as a 1D MOS structure. The area of the semiconductorinsulator interface is i z , which is obvious from the slab structure. Then, the effective thickness of each subregion must be identified. Although there can be many possible ways to define the effective thickness, we want to establish an identification procedure working naturally for a constant space charge. Its simplicity enables us to build a simple identification procedure. Moreover, from the practical point of view, the constant space charge is important because the fully-depleted MOSFET in the subthreshold regime belongs to this case. When the net charge density, ρ, is constant, the RHS of (7) should be a product between the subregion volume and (−ρ). Note that the subregion volume is a product between i z and the effective thickness under the 1D MOS approximation. Therefore, the volume of the i-th subregion, V i , is simply given by
where T i is the effective substrate thickness. The total sum of subregion volumes exactly matches the substrate volume of the slab due to the sum rule, (4). Although integrated with a weighting factor, (7) is basically the Poisson equation. Its first term represents the displacement through the interface, whose area is i z . On the other hand, its second term considers the displacement through the surface region. When the second term in the LHS is neglected, (7) states the balance between the displacement through i z and the charge inside V i . Such an equation can be found in the modeling of a 1D MOS structure, where no lateral electric field component exists due to the translational symmetry. Therefore, without its second term, (7) represents an isolated 1D MOS structure. In addition to these 1D MOS structures obtained from subregions, capacitive coupling between subregions should be included by considering the second term. In Section IV, the procedure to derive a simplified equation, which is suitable for the compact charge modeling, is explained.
IV. COMPACT CHARGE MODELING OF MULTIGATE MOSFETS
There is an interesting property in (7), which is beneficial for reducing the computational burden. Both of two terms in the LHS are obtained by integration over the boundary. It will be shown that they can be written in terms of the surface potential only.
Although the first term requires the displacement vector at the boundary, it can be evaluated from the displacement vector inside the insulator region. The effective oxide capacitance for the i-th subregion is denoted as C ox,i . By solving the Laplace equation inside the insulator region numerically, the effective oxide capacitance can be easily calculated.
For a given p i , discretization of the LHS in (7) yields
where V G is the gate voltage, V FB is the flat-band voltage, and φ b i is the surface potential at a boundary 152 VOLUME 5, NO. 3, MAY 2017
point, p i . The coupling capacitance between the i-th and j-th subregions, C ij , is defined as
where n is the unit normal vector. C ij is evaluated at the peripheral coordinate, p j . From the sum rule, (4), it is easily shown that
Moreover, using (2), the following identity is obtained:
With help of the Gauss theorem and the boundary functions, ψ b 's, it is revealed that
As a result, the LHS in (9) can be expressed only with the surface potential. Therefore, even for multigate MOSFETs with complicated cross sections, the surface potential plays a critical role in the charge modeling. In general cases, the net charge density depends on the local electrostatic potential. For compact charge modeling, we need to model the integrated net charge density as a function of the surface potential.
It is assumed that the substrate is fully depleted, and therefore, the majority carrier (holes in the NMOSFET) can be neglected. Without loss of generality, the NMOSFET is considered and the electron quasi-Fermi level is set to be zero. Under these assumptions, we have
where n int is the intrinsic carrier density and V T is the thermal voltage. Then, the RHS of (9) is written as
Therefore, an appropriate modeling for the potential distribution is required. In other words, the decay rate of the potential from ψ b i should be approximated. Recall that each subregion is interpreted as a 1D MOS structure with an effective thickness of T i . Keeping this interpretation, a linear potential approximation [13] is adopted. Assuming the linear potential profile in a 1D MOS structure, the electron density integrated inside the i-th subregion is modeled as
where
is the electron density at the semiconductor-insulator interface and E i is the magnitude of the surface electric field. Since the above equation is obtained by an analogy between the subregion and the 1D MOS structure, a correction factor, γ i , is introduced. In order to evaluate the correction factor, the following procedure is employed. First, the linear Poisson equation without any mobile carriers is solved. From the calculated electrostatic potential, the electron density, n(r), is estimated. Then, the correction factor is directly extracted from (16) . Once after its value is evaluated, it is used throughout the entire bias range without modification. Therefore, only a single solution step for the linear Poisson equation is performed for extracting correction factors.
Summarizing the aforementioned procedure, the Poisson equation for the i-th subregion, (7), is discretized as
where a common factor, z, is eliminated. 
where the coupling between different subregions is exactly cancelled out by (11) . Further simplification is made by introducing the average quantities such asC ox ,Ē andT. Neglecting the correction factor, we havē
which describes the equivalent DG MOSFET with a linear potential approximation. In this sense, our partitioning scheme can be regarded as a generalized version of the equivalent DG MOSFET concept. From the above derivation, it is expected that the equivalent DG MOSFET concept fails when the non-uniformity of the surface potential becomes significant.
V. NUMERICAL RESULTS
A rectangular GAA with a heavily doped substrate (N A = 10 19 cm −3 ) is considered as a typical example. Its width (W) is 10 nm and height (H) is 20 nm. A set of equations generated by (17) is solved numerically. Fig. 4(a) shows the effective substrate thickness, T i . For subregions far from the corner, the effective substrate thickness is larger than the average thickness of the equivalent DG MOSFET,T. On the other hand, for subregions near the corner, T i becomes very small. Fig. 4(b) shows the effective oxide thickness, which is calculated from C ox,i . Although the effective oxide thickness is very close to the physical oxide thickness (2 nm in this example) for subregions far from the corner, it decreases rapidly near the corner. Reduction of T i and increase of C ox,i near the corner reduce the threshold voltages of those subregions significantly. Fig. 5 shows the electron sheet density as a function of the p coordinate. For comparison, the electron density calculated by the 2D TCAD simulation [16] is directly integrated. Due to the reduced threshold voltages, subregions near the corner exhibit somewhat higher electron density. Both for the subthreshold (Fig. 5(a) ) and inversion ( Fig. 5(b) ) regimes, the position-dependent electron density is accurately reproduced by the partitioning scheme. As a result, it is clear that the electron density integrated over the entire substrate region can be accurately reproduced in all operational regimes. The error of the integrated electron density is significantly lower than 1% at all simulated gate voltages. Since a correction factor, γ i , is introduced in (16) , its impact on the simulation results is investigated. The impact of the correction factor is negligible above the threshold voltage. Therefore, we concentrate on the subthreshold regime. In Fig. 6 , the electron density calculated without γ i (or equivalently setting γ i = 1) is shown at the gate voltage of 0.0 V. Although the electron density is overestimated near the corner, it is underestimated for other subregions. For example, the error of the integrated electron density is found to be about 30% at the gate voltage of 0.0 V. It is considerably smaller than the error of the equivalent DG model. Since only a single solution step for the linear Poisson equation is required for extracting correction factors, it is recommended to use the correction factor to evaluate the charge-voltage characteristics accurately.
Even further reduction of the computational burden is made. It has been shown that a set of equations generated by (17) can represent the charge-voltage characteristics accurately. However, a large number of N -typically several dozens -is used. For the compact charge modeling, the number of the unknown variables must be reduced drastically. Since N = 1 for the equivalent DG MOSFET, practically, N = 2 would be the optimal compromise between accuracy and efficiency. In order to check the feasibility of N = 2, all subregions are merged into only two groups, "thick" and "thin" substrates. The weighting factors for two groups are assumed to be piecewise linear for simplicity. Parameters for the electron density -the effective oxide capacitance, the effective substrate thickness, and the correction factor -are averaged using the weighting factors. The effective substrate thickness shown in Fig. 4(a) is used to set the initial guess for the weighting factors, which is found to be a good starting point. Final weighting factors are determined by comparison with the 2D TCAD simulation. Fig. 7 shows the integrated electron density as a function of the gate voltage obtained by various models. In the case of the equivalent DG MOSFET approach, the corner effect cannot be captured, because the corner effect is originated from the non-uniformity of the surface potential. Therefore, in the subthreshold regime, the electron density is underestimated by a factor of 2.5. On the other hand, the two-group model can calculate the charge-voltage characteristics accurately. The good accuracy of the two-group model is not accidental at all, because the essential feature of the corner effect is captured by this model, as shown in the inset.
Finally, in order to demonstrate the applicability of the substrate partitioning scheme to different technologies, 
VI. CONCLUSION
In conclusion, a substrate partitioning scheme for multigate MOSFETs has been proposed. The partitioning can be done without solving any nonlinear equations. Instead, only solutions of the Laplace equation and the linear Poisson equation, which are very easily obtainable, are required. The proposed partitioning scheme has been applied to the compact charge modeling of multigate MOSFETs. Numerical results prove that the substrate partitioning scheme can model the corner effect accurately. Moreover, a simple two-group model, which provides the best compromise between accuracy and efficiency, can be generated. As further work, additional physical effects should be included to the proposed charge model. It is expected that the proposed charge model can be used for developing a drain current model for multigate MOSFETs.
